A self-oscillating class-D audio amplifier employing a multiple-pole feedback filter is introduced intended for portable multimedia devices. As the oscillation is based on the Barkhausen's criterion, the signal-dependent oscillation frequency is of great concern. Employing higher-order filters contributes to the stable oscillation frequency depending on the input amplitude as well as improves PSRR and THD. The concept is revealed comparatively with other works, and a design implemented in a 0.35 um CMOS process under 3.3 V supply is proposed and verified.
and Class-AB counterparts due to the higher power-efficiency arising from the switching operation of the output stage. As it is inherently applicable to clocked systems, self-oscillating (SO) modulators for class-D audio amplifiers have been successfully integrated recently in three different modulation schemes, all requiring no reference clock signal.
The first one is the hysteresis-based modulation turning to a hysteresis window (h = V DD /V hyst ) to constitute the oscillation frequency [1, 2] . Another one is the delay-based modulation including a time delay t d around the loop [3] . It turns into an oscillation when the loop phase becomes 180 • . The other method, the phase-shifting modulation, is made of a combination of poles and zeros [4] . It turns into an oscillation at the frequency satisfying the Barkhausen's criterion when the phase is 180 • and the loop gain is unity.
However, these methods show a serious drawback of the non-constant switching frequency particularly depending on the input amplitude. The modulation index M is employed to assess its dependency [2] , defined between +1 and −1 and related to the modulated duty-cycle D: M = 2 · D − 1. The switching frequency decreases at high modulation index, causing the decrease of the out-of-band loop gain and the increase of the ripple noise at high frequencies [4] . The reduced loop gain, then, causes the increase of distortion (higher THD) and the degradation of PSRR in the closed-loop operation. On the other hand, the higher switching frequency than the target value causes unnecessary power consumption. Therefore, the fluctuation of the switching frequency is an important concern for mobile applications where low supply voltage and power consumption have the amplifier to be used often at its full excursion of signal amplitude.
It is reported that while the hysteresis and time-delay methods show the switching frequency variation depending on M 2 , the phase-shifting modulation gets considerably reduced dependency [4] . Practically, the topology of phase shifting thus far is a hybrid type made of poles and the delay t d . For such, this paper introduces a phase-shifting topology introducing two poles around the loop alleviating the additional attenuator. It achieves the better stability of switching frequency, improves PSRR, and reduces the effects of nonlinearities as well. Its analysis and implementation will be discussed.
Analysis of switching frequency variation
The architecture of the general phase-shift amplifier is shown in Fig. 1 (a) . From the perspective of phase shift, it contains an integrator followed by an attenuator prior to the comparator, and the single-pole feedback filter. Fig. 1 (b) shows the corresponding linear model in the s-domain. To assess the PSRR of the modulator, the supply noise N D is added at the output node. If the input and output variables in the summing node are regarded as currents, each block-level transfer function would be written as:
(at low frequency) Therefore, the closed-loop transfer functions for the input signal and the supply noise (with low-frequency approximation) can be derived as follows:
where K is the linearized gain of the comparator.
In the mean time, the oscillation criterion of the phase at the oscillation frequency f sw is then described by (4)
where f c2 is the pole frequency of the feedback filter above audio band, and t d is the time delay mostly caused when passing through the comparator.
The first term 90 comes from the phase shift of the integrator, the second term represents the phase shift through the feedback filter, and the last term is the phase expression of t d . The modulator turns into an oscillation at the frequency f sw where the phase sum reaches 180. Fig. 1 (c) shows waveforms at the comparator input for M = 0 (signal amplitude = 0), and M = 0.8 (80% of peak amplitude). Note that the greater probability of residing as a small signal near V ref when M = 0.8 generates meta-stable operations more often that it brings about a greater delay through the comparator. It, then, shows a larger amount of phase shift by the third term of (4), and disturbs the switching frequency. As illustrated in Fig. 1 (d) , the phase shift of K depending on M is buffered by H on the slope of −45 • /decade, which leads to the signal-dependent variation of f sw . Concerning about this setback of the signal-dependent oscillation frequency, an attenuator with R 1 and R 2 is employed to reduce the dynamic range of the comparator input so that the variation range of t d can be limited.
Circuit design and simulation results

Fig. 2 (a) presents the proposed amplifier with multiple-pole feedback filter.
From the perspective of phase shift, it contains a second-order integrator without the subsequent attenuator, a comparator, and the double-pole feedback filter. Fig. 2 (b) shows the corresponding linear model in the s-domain. The closed-loop transfer functions for the input signal and the supply noise (or quantization noise at the comparator) with the low-frequency approximation can be derived as follows:
where K is the linearized gain of the comparator. The signal and noise transfer functions show the low-pass and high-pass filtering attributes, respectively. As these STF (signal transfer function) and NTF (noise transfer function) expose a nature of the delta-sigma modulation, a high switching frequency is desirable to enjoy advantages of high OSR (over-sampling ratio) in terms of SNR. However, it needs to be compromised by considering the switching power consumption with large parasitic capacitances. The oscillation criterion of the phase condition at the oscillation frequency f sw is then described by (7)
where f c3 , f c4 are the pole frequencies of the feedback filter, f c is the higher pole of the integrator above audio band, and t d is the time delay which is mostly caused by the comparator propagation time. The first two terms come from the phase shift of the integrator, the second two terms represent the phase shift through the feedback filter, and the last term is mostly by propagation delay passing through the comparator. Fig. 2 (c) illustrates the asymptotical phase responses of the integrator ( int) and the feedback filter ( H). It is postulated that the pole locations of the feedback filter, f c3 and f c4 , and the higher pole of the integrator f c are at the very similar locations. On the other hand, the lower pole of the integrator is at near DC. The composite phase shift by three poles (two poles of the feedback filter and one pole of the integrator) is −135 • /decade on the slope which is greater than the conventional −45 • /decade on the single-pole (of the feedback filter) slope seen by (4) . This steeper slope absorbs the signal-dependent variation of the comparator better than the conventional one, thus alleviates the need for an attenuator. As a result depicted in the plot, the disturbance of the switching frequency can be represented to be smaller depending on the input amplitude variation.
The proposed modulator was implemented in a 0.35 um-CMOS process with 3.3 V supply. As the switching transistors MN and MP have very small on-resistance over 0.4∼0.5 Ω, the dead time (non-overlap time) of about 1.35 ns was enforced to avoid the through current during the switching. The oscillation frequency is selected with C 1 = C 2 = 400 fF, C 3 = C 4 = 600 fF, R in = 100 kΩ, R x = 1.5 MΩ, R 1 = 100 Ω, R 2 = R 3 = 300 kΩ. An excursion of the signal amplitude could vary f sw from 2.94 MHz (M = 0.4) to 3.06 MHz (M = 0). Fig. 2 (d) shows the composite phase of the loop by Spectre simulations with the variation of the integrator poles. It can be noticed that the oscillation frequency is not so dependent on their locations. The comparative variation of the switching frequency according to M is simulated as shown in Fig. 2 (e) . Several simulated points are smoothly connected in a curve for the proposed scheme while the curves of hysteresis and phase-shift are referenced to [4] . Table I shows the performance summary with different order of the integrator in the proposed scheme in conjunction with a prior work. The proposed scheme adopting the 2 nd -order integrator shows a better performance than the 1 st -order integrator. Table I . Performance comparison with prior works leading to a higher oscillation frequency than the PWM method. While the higher-order loop gain contributes to the high PSRR and THD, the aspect of the stable oscillation frequency according to the input amplitude variation is particularly revealed. The validity of the proposed scheme is proved based on Spectre simulations using 0.35-um CMOS process. It achieved a PSRR of −74 dB at 1 kHz and a THD+N well below 0.0019% between 10 Hz and 20 kHz. The active chip area is 0.77 m 2 and the power consumption is 8.25 mW.
